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With the continuous scaling of CMOS technologies, integrated circuits are 
becoming more sensitive to process variations and/or external factors such as temperature 
or background noise and, as a result, may operate unreliably. Circuit reliability can, 
however, be improved by making some design changes, and this requires an efficient and 
accurate method for evaluation of the reliability during the design stage. Reliability of a 
circuit can be estimated using either simulation-based or analytical based methods.  
While simulation-based methods (such as Monte-Carlo Simulation) can produce 
near to perfect estimated values, it takes a long time to run and the run-time increases 
exponentially with circuit size. On the other hand, analytical methods are relatively fast, 
but their accuracy level could decrease significantly if signal correlations are not properly 
accounted for. 
In this thesis, a new method for calculating the signal reliability correlation 
coefficient is presented. The proposed method takes advantage of the local information 
available in the circuit. It is assumed that all signal probabilities of error-free circuits are 
already available. The proposed method to calculate the Correlation Coefficient was tested 
for its efficiency and accuracy by applying it on large circuits in comparison with the results 
produced by the Monte-Carlo Simulation. For circuits containing thousands of gates, their 
output reliability and probability can be calculated using the proposed method within 
minutes, as opposed to over 10 hours using Monte-Carlo Simulation. The average errors 
are as low as 1.67% when all gate reliability is set at 0.95. Throughout the thesis, various 
ISCAS85 benchmark circuits have been tested under different conditions such as different 
gate reliabilities, input signal probability and input signal reliabilities in comparison with 
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With the continuous scaling down of the CMOS transistor size and the growing 
complexity of the integrated circuits, the circuits are now more prone to be affected by 
external and internal factors, making the operation more unreliable. The unreliable 
operation may be caused due to some hard or soft errors. Hard errors are the permanent 
errors that will be present constantly throughout the life cycle of the circuit and are 
normally caused by some physical factors. Soft errors are the random errors that get 
introduced in form of some random bit flip due to some external (such as temperature, 
background radiation etc.) or internal (such as signal crosstalk, bit flip due to unreliable 
gate etc.) factors [1].  
 
Soft errors are not permanently present and may occur randomly at different 
location of the circuit, making it harder to have an absolute value. They can, however, be 
estimated via some computer-aided analysis. Currently there are mainly two types of 
analysis, i) Simulation-based Reliability Analysis and ii) Analytical-based Reliability 
Analysis. These analyses can be performed to give a close to accurate estimation. 
Simulation-based Reliability Analysis can produce estimations that are very close to real 
world data. However, since simulation requires a large number of iterations to give a more 
accurate result, the run-time for any simulation-based reliability analysis increases 
exponentially with the size and complexity of the circuit [2]. 
 
Throughout the thesis, we will be focusing mainly on the errors produced by the 
soft errors. Since we will be using the ISCAS85 combinational benchmark circuits 




the circuit is via the unreliable gates. The wires will be assumed to be 100% reliable, as an 
unreliable wire can be represented as a reliable wire followed by an unreliable buffer.  
If no signal correlations exist in a circuit (i.e., all the signals are independent of 
each other), then calculating the signal reliability and probability becomes simple and can 
be calculated without errors using any of the analytical methods. Unfortunately, that is 
rarely the case in real world, thus motivating researchers to work towards finding a fast 
and accurate solution. 
 
 
1.2 Background and Past Work  
 
 
Reliability of a logic circuit is defined as the probability that the outcome of the 
circuit will be a correct value. Due to the possibility of error that may be present in the 
driving gates of any signal, the signal may become unreliable and produce an incorrect 
outcome. According to Von Neumann [3] the existence of error will cause the output bit to 
flip (0 → 1 or 1 → 0). The probability of error will range from 0 to 0.5 (where 0 means the 
circuit is error-free and 0.5 means a total random operation).  
 
There have been a lot of work in the past to calculate the reliability and probability 
of an integrated circuit using an analytical model. Probability Transfer Matrix (PTM) [4], 
Probabilistic Gate Model (PGM) [5], Signal-Probability based Reliability Analysis (SPRA) 
[6], Equivalent Reliability (ER) model [7], Three-point method [8] etc. are some examples 
of the methods that utilize equations and models to calculate the reliability and probability 
of an integrated circuit in linear time. Each method mentioned above has their own 





In PTM method, the circuit is separated into levels and the signals are analyzed to 
find the probability matrices of each signal. The signals are then propagated from level to 
level, taking every possible combination into account to finally produce the PTM of the 
circuit. Since this method takes every scenario into account, the effect due to correlation 
coefficient will be addressed and so the estimated reliability and probability is very close 
to the Monte-Carlo Simulation results. However, since there are a lot of signal probability 
matrices present at the same time in each level, the method requires a large memory 
overhead. Even though work has been done to efficiently reduce the memory requirement 
while keeping the accuracy, the method becomes very expensive to run for large practical 
circuits [4]. 
 
SPRA uses the PTM method to calculate the probability of the signal states and 
once the state probability matrix (SPM) has been calculated, it gets propagated to the next 
gate until it reaches the final output gates. SPRA assumes that the two signals are 
independent of each other and so if the two signals are correlated then the output SPM will 
be incorrect. Because the SPM are propagated from one gate to the next, even one wrong 
SPM will increase the error significantly as the signal passes through the circuit. The 
correlation issue in SPRA was dealt with in [6] where the author generated bit stream in 
order to calculate the correlation coefficient where fan-out points and reconvergent gates 
exists. The accuracy of the method increases significantly as the number of bits generated 
are increased, however, that increases the computational run time significantly as well.  
 
The ER and Three-point method both try to address the correlation coefficient of 
the reliabilities by using some local information in the circuit so that the reliabilities 
correlation can be calculated in linear time. However, the accuracy of these two methods 
can be improved and thus the proposed model uses the concept from ER model and 





1.3 Organization of this Thesis 
 
 
The thesis is organized as follows 
Chapter 2 gives a general idea about signal probability and reliability and how to 
calculate it using an analytical method. The chapter then goes on to present the limitations 
of analytical method in the form of signal correlations and how that can lead to producing 
large errors in the estimation. A proposed method is then presented to deal with the signal 
correlation issue, hence increasing the accuracy of the estimation while maintaining a linear 
computation time.  
Chapter 3 expands on the idea proposed on chapter 2 and explains in detail on how 
to obtain certain parameters and mathematically demonstrates how to calculate the 
correlation coefficient, reliability and probability using some real values on a small 
benchmark circuit that is ISCAS85 C17 benchmark circuit. 
Chapter 4 presents all the simulation data and compares the proposed method with 
other existing methods. The comparison is done in terms of accuracy as compared to the 
results obtained via Monte-Carlo Simulation. 
Finally, chapter 5 concludes the thesis and discusses some of the limitations this 
proposed method contains along with how to improve the model in the future. 







Signal Reliability Correlation Coefficient 
 
2.1 Reliability Calculation using Signal Probabilities  
 
 
The reliability for any signal 𝑠 is defined as the probability that its outcome(s) is 
what it is meant to be, i.e., 𝑟𝑠 = 𝑃{𝑠 = 𝑠
∗} where  𝑠 is an output signal and 𝑠∗ is the correct 
logic value of the signal. Throughout this paper, the symbol “*” will be used to represent 
the correct or reliable or “error-free” value. Because the signal is a stream of 1’s and 0’s, 





are the conditional probability that the output of the signal is logic 0 (logic 1) given its 
error-free value is also logic 0 (logic 1). 
 
𝑟𝑠
0 = 𝑃{𝑠 = 0|𝑠∗ = 0}       (2-1) 
𝑟𝑠
1 = 𝑃{𝑠 = 1|𝑠∗ = 1}       (2-2) 
 
The reliability correlation coefficient between two signals 𝑎 and 𝑏 is defined as the 


















= 𝑃{𝑎𝑏 = 𝑖𝑗|𝑎∗𝑏∗ = 𝑖𝑗}        (2-4) 
 
where 𝑖, 𝑗 = 1 or 0 and 𝑟𝑎
𝑖 and 𝑟𝑏
𝑗
 are the are the conditional probabilities of signals 𝑎 and 






𝑖 = 𝑃{𝑎 = 𝑖|𝑎∗ = 𝑖}                (2-5) 
𝑟𝑏
𝑗
= 𝑃{𝑏 = 𝑗|𝑏∗ = 𝑗}                (2-6) 
 
 
If the circuit is fully reliable then the signals 𝑎 and 𝑏 will be replaced by 𝑎∗ and 𝑏∗ 
respectively. If these two error-free signals are the inputs to a 2-input gate, their error-free 
joint probability can be expressed as 𝑃𝑖𝑗
∗ = 𝑃{𝑎∗𝑏∗ = 𝑖𝑗} for 𝑖, 𝑗 = 1 or 0. This error-free 
joint probability can be used to calculate the error-free joint probability matrix in [7].We 




∗   𝑃10
∗   𝑃11
∗  ]    (2-7) 
 
Calculating the 𝑷∗ requires the correlation of the signal and so throughout this 
paper this value will be assumed to be available to us. Unfortunately, this might not be the 
case in reality for large circuits and we may have to run a fast Monte-Carlo to obtain this 
value. Therefore, this gives us the opportunity to work on developing a model to account 
for signal correlation in the future. 
In reality circuits are almost never 100% reliable. And so, the circuit will instead 
produce its joint probability for an unreliable circuit denoted as 𝑃𝑖𝑗 where 𝑖, 𝑗 = 1 or 0. The 
joint probability matrix for an unreliable circuit can be expressed as: 
 
𝑷 = [𝑃00 𝑃01 𝑃10 𝑃11]    (2-8) 
 
This joint probability matrix for an unreliable circuit can be obtained by the product 
of 𝑷∗ and the joint reliability matrix of the two signals 𝑎 and 𝑏 given as 𝑹 below: 
 




















]              (2-10) 
 




 are calculated using (2-4) and the non-diagonal 
elements 𝑟𝑘𝑙
𝑖𝑗





. The values 
for  𝑟𝑎
𝑖  and 𝑟𝑏
𝑗








11 = 1 − 𝑟𝑎
0 − 𝑟𝑏
0 + 𝑟𝑎𝑏
00. Similarly, the matrix can be filled 
with the rest of the elements as shown in (2-11). If we rearrange the values in equation (2-
3), the joint reliability 𝑟𝑎𝑏
𝑖𝑗







. Therefore, the joint 
reliability can be calculated to the exact value as long as we have the correlation coefficient 
value. 




























































Once the 𝑷  and 𝑷∗  are available, the output reliability and probability for any 
output signal of any gate with the input signals 𝑎 and/or 𝑏 can be calculated using the 
method mentioned in [7]. 
In [7] the method for calculating the reliabilities and probabilities for any type of 
gate is given in details with the joint reliability denoted as M instead of R. For example, 
we will be taking NAND Gate with input signals 𝑎 and 𝑏 and output signal 𝑐 to calculate 
the reliability and probability as shown below:  
 
𝑟𝑐




∗    𝑃01
∗    𝑃10
∗ ]∙(𝑹𝟏∙𝒓𝑮)
𝑃𝑐
∗                                                       (2-12) 




], 𝑹𝟎 = [𝑹𝟏𝟏], 𝒓𝑮 = [𝑟𝑔  𝑟𝑔  𝑟𝑔  1 − 𝑟𝑔]
𝑇  with 𝑟𝑔  being the reliability of 
the gate and 𝑃𝑐




the conditional reliability pair {𝑟𝑐
0, 𝑟𝑐
1} has been calculated using (2-11) and (2-12) the 
overall reliability and probability can be calculated as follows:                   
 
 𝑟𝑐 = 𝑟𝑐
1 ∗ 𝑃𝑐
∗ + (1 − 𝑃𝑐
∗) ∗ 𝑟𝑐
0                             (2-13) 
               𝑝𝑐 = 𝑟𝑐
1 ∗ 𝑃𝑐
∗ + (1 − 𝑃𝑐
∗) ∗ (1 − 𝑟𝑐
0)                   (2-14) 
 
In summary, all signal reliabilities in a given circuit can be found by propagating 
the reliabilities through all gates in their topological order. 
In the following section, we will be focusing on how to estimate the value for 




2.2 Correlation Coefficient Estimation  
 
When two signals 𝑎 and 𝑏 are independent of each other, then the value of their 
correlation coefficient, 𝐶𝑎𝑏
𝑖𝑗
, will be set to be 1 as the signals are not affected by one another. 






Performing this equation is fast and accurate and does not require the use of the proposed 
model. If the two signals share the same originating fan-out point the signals will be 
correlated. However, the two signals being correlated does not necessarily suggest that the 
reliabilities (or the conditional reliability 𝑟𝑎
𝑖  and/or 𝑟𝑏
𝑗
 where 𝑖, 𝑗 = 1  or 0 ) will be 
correlated. Therefore, the two signals having an originating fan-out point is one of the 
conditions for the reliabilities being correlated but is not a sufficient one. 
Figure 2-1 shows a section of a circuit that demonstrates some of the local 
information that are available and how to utilize this information in order to calculate an 
















Figure 2- 1 Correlated Section of a Circuit 
 
 
As mentioned previously, correlation between two signals 𝑎 and 𝑏 can only exist if 
there is a common source of origin, which in the case of Figure 2-1 is represented as the 
fan-out signal 𝑚. Presence of this fan-out point 𝑚 is a necessary condition for the presence 
of reliability correlation, however, this may not be enough. The factors that determine 
whether this condition is enough or not will be discussed briefly in the coming sections. 
 
Generally, the reliability correlation between two signals 𝑎 and 𝑏 will increase as 
the reliability of the fan-out point signal 𝑚 decreases. This is because as the reliability of 
the fan-out signal decreases, more error can pass through the driving gates of the signals 
𝑎 and 𝑏. An error on one of the signals could appear of the other signal and hence the two 
signal reliabilities become more correlated. 
 
In extreme conditions where the fan-out signal is assumed to be error-free, i.e. 𝑟𝑚 =
1 where, 𝑟𝑚 is the overall reliability of the fan-out signal 𝑚, there will be no errors that 
passes through the driving gates of the signals 𝑎  and 𝑏 . Therefore, the two signals’ 
reliabilities will be independent of each other, even though their probabilities will be 
correlated. Under such condition the reliability correlation coefficient 𝐶𝑎𝑏
𝑖𝑗
 will be 1 and the 
joint reliability of 𝑎 and 𝑏 can be calculated as described previously. On the other side of 
the spectrum, the maximum correlation will exist if both signals 𝑎  and 𝑏  are directly 
connected to the fan-out point. This will mean that the reliability of the signals does not 




definitely be present on the other signal. As a result, the reliability of the signals can be 
expressed as 𝑟𝑚 = 𝑟𝑎 = 𝑟𝑏, leading to a maximum reliability correlation value of 𝐶𝑎𝑏 =
1
𝑟𝑚⁄  according to (2-3). This implies that in general the value of reliability correlation for 
any two signals can range anywhere from 1 (complete independence) to 1 𝑟𝑚⁄  (maximum 
correlation). 
 
In a real circuit, and also demonstrated in Figure 2-1, the fan-out signal passes 
through a number of gates along two separate paths before reaching a re-convergent gate. 
On the way of travel, other independent signals can join in and change the reliability and/or 
probability of the signal, making the two signals 𝑎 and 𝑏 less correlated. While it is not 
exactly known how the gate or other signals affect the reliability correlation between the 
two signals, however, with careful analysis of different circuit structure the following 
observations were made: 1) The reliability correlation decreases rapidly as number of 
unreliable gates on either signal path increases. This suggests that the number of gates (also 
referred to as levels and denoted as 𝐿1 and 𝐿2) the signal passes through are an important 
factor when calculating the reliability correlation coefficient. 2) As the signal passes 
through unreliable gates, the signal reliability decreases and as the reliability of the signal 
on either path decreases the two signals 𝑎 and 𝑏 become less related to the fan-out signal 
𝑚 and thus becomes more independent of each other in terms of the signal reliabilities. 
This suggests that when both signal reliabilities 𝑟𝑎
𝑖 and 𝑟𝑏
𝑗
 are closer to the signal reliability 
of the fan-out point, the two signals show a relatively stronger correlation. However, it 
should be noted that the reliabilities of signal 𝑎 and 𝑏 can get affected by other independent 
signals as they pass through different gates and so weakening the correlation between the 
two signals. Therefore, when considering the relative value of signal reliability with respect 
to the reliability of fan-out point 𝑚, it would be more meaningful to take only the effective 









After taking the above observations into consideration, the proposed model for 


















           (2-15) 
 
where 𝛼 is a constant determined by running simulations and 𝑟𝑒𝑎
𝑖  and  𝑟𝑒𝑏
𝑗
 are the effective 
reliabilities of the signals 𝑎 and 𝑏 respectively with respect to the fan-out signal 𝑚. 
 
Further analysis of the circuit in Figure 2-1 shows that the condition for correlation 
between these two signals are not limited to the mentioned parameters in (2-15). The 
reliability of the driving gate of signals 𝑎 and 𝑏 also play a major role in determining the 
correlation coefficient. More specifically, if the conditional reliabilities 𝑟𝑎
𝑖  and 𝑟𝑏
𝑗
 are 
closer to the reliability of the driving gate of the signals 𝑎 and 𝑏, then that implies that the 
reliability of the signals are controlled more by the gate rather than the inputs of the gates. 





= 1 + [
1
𝑟𝑚
− 1] 𝑒−𝑥                       (2-16) 
where 
























]        (2-17) 
 




 can be taken directly from a specific propagation step. Because the circuits are 
arranged topologically, all the information will already be available to be used. L1 and L2 
represent the number of gates the signal passes from the re-convergent point m to signals 




constant, which is found to be around 1.226 for when the value of 𝑟𝑚 > 0.8 and 0.55 for 
when the value of 𝑟𝑚 ≤ 0.7 and it changes linearly for when the value of 𝑟𝑚 lies anywhere 
between 0.8 and 0.7,  based on our simulations. 
The term (1 − 𝑟𝑚) in (2-17) is a weighting factor which is added to adjust the weight 
of the exponential function in (2-16), making α nearly a constant for various circuit 
structures. 
 
As mentioned previously, the existence of a fan-out point is a necessary condition 
for the two signals 𝑎 and 𝑏 but not an absolute one. Under certain circumstances the signals 
may be considered to have independent reliabilities even though they may have correlated 
signal probabilities. After careful observations and backed by simulation data, we can treat 
the signals 𝑎 and 𝑏 to be independent if: 
1) No reconvergent gate is found 
2) The reconvergent gate is physically too far away from 
the fan-out point, i.e., either one of the signal passes 
through a large number of gates before reaching the 
reconvergent gate which is considered to be more than 5. 
3) If the fan-out signal is an error-free signal. 
 
For better understanding the Table1 below shows the topological signal correlation 
information as well as the value of 𝐿1 and 𝐿2 for C17 ISCAS85 benchmark circuit shown 

















Figure 2- 2 C17 Benchmark Circuit 
 
Table 1 Topological information about C17 benchmark circuit 





10 N - - 
11 N - - 
16 N - - 
19 N - - 
22 Y 1 2 




2.3 Effective Reliability  
 
 
In the previous section, we saw that when calculating the reliability correlation, we 
are interested in a parameter called the effective reliability. This is because as the signal 
passes through different gates from its fan-out point, the other independent signals may 
cause the reliability and probability of the signal to change and so the signals become less 
correlated of each other. Taking the effective reliability of the signal ensures that when 





To explain the effective reliability let us consider a correlated section of a circuit as 
shown in Figure 2-3 where the signal 𝑎 is driven by the NAND gate 𝐺1 which has two 
inputs, 𝑥1 and 𝑚. Assume that the joint reliability matrix for the signals 𝑥1 and 𝑚 with this 























𝟎𝟎  and 𝑹𝑮𝟏
𝟎𝟎  can be calculated as in (2-10) whether the signals are 
correlated or not. Since the effective reliability is calculated only for the signals that are in 
the reconvergent signal path, the joint reliability for 𝑥1 and 𝑚 should not include any cases 
where the output signal 𝑎 can be controlled by 𝑥1. Since the 𝐺1 is a NAND gate, the output 
signal 𝑎 can be controlled by 𝑥1 when the joint probability of the inputs is 𝑃𝑥1𝑚
01 . Thus, the 
effective joint probability matrix of the error-free inputs 𝑚∗ and 𝑥1




00   0   𝑃𝑥1𝑚
10   𝑃𝑥1𝑚
11 ]         (2-19) 
 
The effective reliability pair {𝑟𝑒𝑎
0 , 𝑟𝑒𝑎
1 } in (2-17) can now be calculated using similar 
equations of (2-11) and (2-12) as 
𝑟𝑒𝑎
0 = 𝑹𝑮𝟏










































Similarly the effective reliability of signal 𝑏 in Figure 2-3 can be calculated so that 
they can be used properly in (2-17) to calculate the reliability correlation coefficient of the 
signals 𝑎 and 𝑏. 
 
It is important to note that the effective reliability pair will only be calculated for 
the signal that is a part of the reconvergent path. If the signal passes through more than one 
gate before reaching the input of the reconvergent gate, as shown in Figure 2-4, the 

















Figure 2- 4 Propagation of effective reliabilities over gates 
For the section of the circuit in Figure 2-4 the effective reliability pair {𝑟𝑒𝑎1
0 , 𝑟𝑒𝑎1
1 } 
for the signal 𝑎1 needs to calculated first before it is propagated to the next gate 𝐺3 to 
calculate the effective reliability pair of signal 𝑎. The input 𝑥5 in gate 𝐺3 is not a part of 
the reconvergent path, hence the regular reliability pair {𝑟𝑥5
0 , 𝑟𝑥5
1 } will be used instead of its 
equivalent reliability pair when calculating the equivalent reliability pair for the signal 𝑎. 
 
The equations used to calculate the joint reliability, effective reliability pair and the 
regular reliability pair of the signals varies with the type of gate the signals pass though. 







Throughout the thesis, in order to test and prove the validity of the model we 
implemented the algorithm on MATLAB. The entire process from reading the ISCAS85 
Benchmark circuits into the MATLAB till we obtain the reliability and probability of every 
signal in the circuit is summarized in the pseudo code below: 
 
Algorithm Description: 
Step 1: Read given circuit; 
Step 2: Sort and number all gates in topologic order; 
Step 3: FOR each gate k, DO: 
    IF the gate inputs a and b are independent, THEN  
         set  𝐶𝑎𝑏
𝑖𝑗
=1 
    ELSE find reconvergent point, L1, L2 and effective  
               reliabilities for a and b, and calculate   
              𝐶𝑎𝑏
𝑖𝑗
using the proposed model (2-13); 
    Calculate the reliability pair for the gate output; 
END FOR 











In the previous chapter, a proposed model to calculate the reliability correlation 
coefficient between two signals was introduced. This proposed model uses the local 
information that are already made available within the section of the circuit in order to 
calculate a nearly accurate estimation. In this chapter we will be taking a closer look on 
how to obtain all the required parameters and then mathematically prove its validity using 
small ISCAS85 benchmark circuits such as C17 and C18. 
 
3.2 Tabular representation of circuit 
 
The main application of the reliability correlation coefficient is to calculate the joint 
reliability matrix of two input signals 𝑎 and 𝑏 of a 2-input logic gate. Unfortunately, this 
joint reliability matrix cannot be calculated directly for a gate that consists of more than 
two inputs. Such a multiple-input gate (three or more input) must be decomposed into a 
tree of 2-input gates followed by a buffer or an inverter depending on the nature of the gate. 
For example, a 4-input NOR gate as shown in Figure 3-1 a) should be decomposed into a 
tree of 2-input gates as shown in Figure 3-1 b).The 2-input OR gates 𝑂𝑅1  to 𝑂𝑅3  are 
considered to be fault-free ideal gates while the inverter at the end, 𝑁𝑂𝑇1 contains all the 
error of the gate, i.e. the reliability of the buffer will be equal to the reliability of the pre-
decomposed gate. In doing so, it guarantees that the overall reliability of the gate does not 
change while maintaining the operation of the gate, hence properly representing the 




    
Figure 3- 1 a) 4-input NOR Gate   b) Decomposed 4-input NOR gate into tree of 2-input OR gates 
 
 
Once the multiple-input gates have been properly decomposed, the calculation for 
reliability and probability at the gate output signal can be carried out as normal and as 
discussed in the previous chapter.  
 
Once all the gates are decomposed properly, the circuit is represented topologically 
in a tabular data structure. Table 2 shows the tabular representation of a C17 benchmark 
circuit. Here, since none of the gates had to be decomposed the total number of gates in the 
circuit did not increase. The gate reliability is represented as 𝑟𝑔. For the rest of the paper 𝑟𝑔 
is assumed to be same for every gate. Gate type is represented using a numerical value 
from 1 to 8 where each value represents a specific type of logic gate (e.g., NAND gate has 
gate type of 1. Readers are referred to [7] for details). 
 
Table 2 Tabular Representation of C17 Benchmark Circuit 
Signal # Input-1 Input-2 Gate 
Reliability 
Gate type 
10 1 3 𝑟𝑔 1 
11 3 6 𝑟𝑔 1 
16 2 11 𝑟𝑔 1 
19 11 7 𝑟𝑔 1 
22 10 16 𝑟𝑔 1 























3.3 Mathematical Analysis of C17 benchmark circuit 
 
Figure 3-2 shows the schematic diagram of C17 benchmark circuit. in this example, 
we will assume the primary inputs of signal 1, 2, 3, 6 and 7 are all error-free signals (𝑟𝑠 =
1 and {𝑟𝑠
0, 𝑟𝑠
1} = {1,1}, where 𝑠 = 1,2,3,6,7) and that their probabilities are set at 0.5 (𝑝𝑠 =
0.5). All gates in this example are assumed to be unreliable and the reliability of the gates 















Figure 3- 2 C17 Benchmark Circuit 
Signal reliability and probability needs to be calculated topologically and 
propagated to the next gates until we reach the primary output gate. Also, we know that the 
input signals of a logic gate are considered to independent unless they have the following 
conditions:  
1. There is no fan-out point between the two input signals 
2. If there is a fan-out point but the number of Level for either of the signal is 
more than 5 
If these conditions are not met, then the reliability correlation must be calculated 

















Figure 3- 3 Isolated gate 𝐺1 from C17 
 
It is assumed that the error-free probability matrix of the circuit is already provided 
to us and so we can simply write the value of the matrix 𝑷∗ as: 
𝑷∗ = [0.25 0.25 0.25 0.25]    (3-1) 
with 𝑷𝟎
∗ = [0.25 0.25 0.25] and 𝑷𝟏
∗ = [0.25] 
 
According to equation (2-9) the probability matrix of an unreliable circuit can be 
expressed: 
 
𝑷 = 𝑷∗ × 𝑹         (3-2) 
 
where 𝑹 is the joint reliability matrix of the input signals 1 and 3. Since, signals 1 and 3 do 
not satisfy any of the condition to be correlated, these two signals are considered to be 
independent of each other and hence the correlation coefficient for these two signals can 






11] = [1 1 1 1] 
 
With the correlation coefficient, 𝑪𝟏,𝟑 available the joint reliability matrix for signal 
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]        (3-4) 









]     (3-5) 
where 𝑹𝟎 =  [𝑹𝟎𝟎 𝑹𝟎𝟏 𝑹𝟏𝟎] 
𝑇and 𝑹𝟏 = [𝑹𝟏𝟏] 
 
The output reliability vector of the gate, 𝒓𝒈 is a 4 × 1 matrix where each element 
is a conditional probability for the output to be a certain value (1 or 0) given the joint input 







    (3-6) 
where 𝑟𝑔
𝑖𝑗
= 𝑃{𝑐 = 𝑘0|𝑎𝑏 = 𝑖𝑗} and  𝑘0, 𝑖, 𝑗 = 0 or 1. Here, 𝑐 is the output signal of the 
logic gate while 𝑎 and 𝑏 are its inputs. 
 
For a NAND gate, the output reliability vector is given as: 
𝒓𝒈 = [𝑟𝑔  𝑟𝑔 𝑟𝑔  1 − 𝑟𝑔]
𝑇    (3-7) 
 
where 𝑟𝑔  is the reliability of the gate. This output reliability vector will be different 
depending on the type of the gate. 
 









]          (3-8) 
Using equation (2-11) and (2-12) the reliability pair of the output signal of gate 𝐺1 
is calculated as: 
 
𝑟10
0 = 𝑹𝟎 ∙ (1 − 𝒓𝒈)     (3-9) 
𝑟10





])                  (3-10) 
𝑟10







∗      (3-12) 
where 𝑃𝑐
∗ is the error-free output probability of signal 10 which is assumed to be available 
and 𝑃𝑐



























= 0.95   (3-14) 
 





Now to calculate the overall probability and reliability of the signal 10 we will be 
using equation (2-13) and (2-14) as below: 
 






∗ ) + ((1 − 𝑃10
∗ ) ∗ 𝑟10
0 )    (3-15) 
𝑟10 = (0.95 ∗ 0.75) + ((1 − 0.75) ∗ 0.95) = 0.7125 + 0.2375 = 0.95  (3-16) 
And the probability is calculated as, 
𝑝10 = (𝑟10
1 ∗ 𝑃10
∗ ) + ((1 − 𝑃10
∗ ) ∗ (1 − 𝑟10
0 ))   (3-17) 
𝑝10 = (0.95 ∗ 0.75) + ((1 − 0.75) ∗ (1 − 0.95)) = 0.7125 + 0.0125 = 0.725  (3-18) 
 
Finally, the parameters that are calculated from gate 𝐺1 and will be made available 
to be used later are: 
• 𝑟10
0 = 0.9500 
• 𝑟10
1 = 0.9500 
• 𝑝10 = 0.7250 
• 𝑟10 = 0.9500 
 
Once all these values are calculated we move on to the next gates topologically to 
calculate their corresponding values propagating the ones that are calculated from the 
previous stages. 
Since signal 11 has identical input and output conditions, the mathematical 
calculation for reliability and probability will also be the same as signal 10 and so the 
values will also be the same. 
 
Considering gate 𝑮𝟑 










Now considering the gate G3, we have to perform the same equations to obtain its 
reliability and probability value. The provided error-free probability matrix for gate G3 is 
given as: 
𝑷∗ = [0.1375 0.3621 0.1371 0.3634]    (3-19) 
 
with 𝑷𝟎
∗ = [0.1375 0.3621 0.1371] and 𝑷𝟏
∗ = [0.3634] 
 
Since signals 2 and 11 do not satisfy any of the conditions to be correlated, these 
two signals are considered to be independent of each other and hence the correlation 






11 ] = [1 1 1 1]    (3-20) 
 
With the correlation coefficient, 𝑪𝟐,𝟏𝟏  available the joint reliability matrix for 









0 0 0.05 0.95
]    (3-21) 









]     (3-22) 
where 𝑹𝟎 =  [𝑹𝟎𝟎 𝑹𝟎𝟏 𝑹𝟏𝟎] 
𝑇and 𝑹𝟏 = [𝑹𝟏𝟏] 
Using equation (2-11) and (2-12) on gate 𝐺3 to calculate the reliability pair as: 
 
𝑟16
0 = 𝑀0 ∙ (1 − 𝑅)      (3-23) 
𝑟16










]    (3-25) 
𝑟16













]∙[0.95 0.95 0.95 0.05]𝑇
0.6367




[0.1486 0.3509 0.1302 0.0069]∙[0.95 0.95 0.95 0.05]𝑇
0.6367








= 0.9402  (3-29) 
 
 





Now to calculate the overall probability and reliability of the signal 10 we will be 
using equation (2-13) and (2-14) as below: 
 
The overall reliability will now be calculated, 
𝑟16 = (𝑟16
1 ∗ 𝑃16
∗ ) + ((1 − 𝑃16
∗ ) ∗ 𝑟16
0 )    (3-30) 
𝑟16 = (0.9402 ∗ 0.6255) + ((1 − 0.625) ∗ 0.905) = 0.5881 + 0.3389 = 0.9270 (3-31) 
And the probability is calculated as, 
𝑝16 = (𝑟16
1 ∗ 𝑃16
∗ ) + ((1 − 𝑃16
∗ ) ∗ (1 − 𝑟16
0 ))   (3-32) 








Finally, the parameters that are calculated from gate 𝐺3 and will be made available 
to be used later are: 
• 𝑟16
0 = 0.9050 
• 𝑟16
1 = 0.9402 
• 𝑝16 = 0.6237 
• 𝑟16 = 0.9270 
 
The input and output conditions for gate 𝐺4 is the same as for gate 𝐺3 and so the 
output reliability and probability values will also be the same. 
 





Figure 3- 5 Isolated gate 𝐺5 from C17 
The inputs of this gates have an originating fan-out point. Therefore, it does satisfy 
one of the conditions for the two input signals to be correlated of each other. However, the 
fan-out point signal is a primary input signal and so the reliability of this fan-out point 
signal is 1. As a result, even though the signals are correlated with respect to their 
probabilities, the signals are independent with respect to their reliabilities. Thus, the 






11 ] = [1 1 1 1] 
 






𝑷∗ = [0.1027 0.1722 0.2705 0.4546] 
 
with 𝑷𝟎
∗ = [0.1027 0.1722 0.2705 ] and 𝑷𝟏




With the correlation coefficient, 𝑪𝟏𝟎,𝟏𝟔  available the joint reliability matrix for 









0.0030 0.0470 0.0567 0.8933
] 
 










where 𝑹𝟎 =  [𝑹𝟎𝟎 𝑹𝟎𝟏 𝑹𝟏𝟎] 
𝑇and 𝑹𝟏 = [𝑹𝟏𝟏] 
Using equation (2-11) and (2-12) on gate 𝐺3 to calculate the reliability pair as: 
 
𝑟16
0 = 𝑀0 ∙ (1 − 𝑅) 
𝑟22
0 = [0.0030 0.0470 0.0567 0.8933] ∙ (1 − [0.95 0.95 0.95 0.05]𝑇) 
𝑟22





























1 = 0.8956 
 
 





Now to calculate the overall probability and reliability of the signal 10 we will be 
using equation (2-13) and (2-14) as below: 
 
The overall reliability will now be calculated, 
𝑟22 = (𝑟22
1 ∗ 𝑃22
∗ ) + ((1 − 𝑃22
∗ ) ∗ 𝑟22
0 ) 
𝑟22 = (0.8956 ∗ 0.5600) + ((1 − 0.5600) ∗ 0.8539) = 0.5015 + 0.3757 =  0.8772 
And the probability is calculated as, 
𝑝22 = (𝑟22
1 ∗ 𝑃22
∗ ) + ((1 − 𝑃22
∗ ) ∗ (1 − 𝑟22
0 )) 




Finally, the parameters that are calculated from gate 𝐺5 and will be made available 
to be used later are: 
• 𝑟22
0 = 0.8539 
• 𝑟22
1 = 0.8956 
• 𝑝22 = 0.5658 




Considering gate 𝑮𝟔 
 
The error-free input joint probability matrix is available and is given as: 
 
𝑷∗ = [0.1390 0.2327 0.2337 0.3946] 
 
with 𝑷𝟎
∗ = [0.1390 0.2327 0.233 ] and 𝑷𝟏
∗ = [0.3946] 
 
The inputs in gate G6 satisfies all the conditions to have reliability correlation between 
them. Due to this the reliability correlation coefficient needs to be calculated using our 
proposed method. The proposed model is given as: 
𝐶16,19
𝑖𝑗







































The two input signals originate at a common point at signal 11. Therefore, the 
reliability of the fan-out point will be 𝑟𝑚 = 0.95. The signal then passes through one gate 
on each path before reaching the reconvergent gate. Therefore, the level for the two 
correlated signals are 𝐿1 = 1  and 𝐿2 = 1. Finally, the effective reliability needs to be 
calculated for the two signals reaching the reconvergent gate according to equations (2-18) 
to (2-21). 
 
The effective reliability for the signals 16 and 19 can be calculated as: 
𝑃𝑒𝑓𝑓,16
∗ = [𝑃2,11
00   0   𝑃2,11
10   𝑃2,11
11 ]        (3-34) 
 
The effective reliability pair {𝑟𝑒16
0 , 𝑟𝑒16
1 } in (2-17) can now be calculated using 
similar equations of (2-11) and (2-12) as: 
𝑟𝑒16
0 = 𝑹𝑮𝟑
















Since the signal passes through identical paths on both sides the effective reliability 
pair for signal 19 is also {𝑟𝑒19
0 , 𝑟𝑒19
1 } = {0.9050,0.3997} 
 
Now the reliability correlation coefficient between signals 16 and 19 can be 
calculated using the proposed model as: 
𝐶16,19



























  (3-37) 
𝐶16,19



















   (3-38) 
𝐶16,19
00 = 1.0466        (3-39) 




= [1.0466 1.0016 1.0015 1.0001]    (3-40) 
 
With the correlation coefficient, 𝑪𝟏𝟔,𝟏𝟗  available the joint reliability matrix for 









0.0036 0.0561 0.0561 0.8842
] 










where 𝑹𝟎 =  [𝑹𝟎𝟎 𝑹𝟎𝟏 𝑹𝟏𝟎] 
𝑇and 𝑹𝟏 = [𝑹𝟏𝟏] 






0 = 𝑀0 ∙ (1 − 𝑅) 
𝑟23
0 = [0.0036 0.0561 0.0561 0.8842] ∙ (1 − [0.95 0.95 0.95 0.05]𝑇) 
𝑟23


























1 = 0.8792 
 





Now to calculate the overall probability and reliability of the signal 10 we will be 
using equation (2-13) and (2-14) as below: 
 
The overall reliability will now be calculated, 
𝑟23 = (𝑟23
1 ∗ 𝑃23
∗ ) + ((1 − 𝑃23
∗ ) ∗ 𝑟23
0 ) 
𝑟23 = (0.8792 ∗ 0.5600) + ((1 − 0.5600) ∗ 0.8458) = 0.4924 + 0.3722 =  0.8645 
 
And the probability is calculated as, 
𝑝23 = (𝑟23
1 ∗ 𝑃23
∗ ) + ((1 − 𝑃23
∗ ) ∗ (1 − 𝑟23
0 )) 








Finally, the parameters that are calculated from gate 𝐺5 and will be made available 
to be used later are: 
• 𝑟23
0 = 0.8458 
• 𝑟23
1 = 0.8792 
• 𝑝23 = 0.5602 
• 𝑟23 = 0.8645 
 
The results calculated using the model is compared with Monte-Carlo Simulation 
to prove its validity and is shown in the Table below 
 
Table 3 Comparison of reliability and probability between Monte-Carlo and Proposed model using C17 with 𝑟𝑔=0.95 
Signal # 
Monte Carlo Proposed 
Reliability Probability Reliability Probability 
10 0.9504 0.7249 0.9500 0.7250 
11 0.9498 0.7249 0.9500 0.7250 
16 0.9273 0.6235 0.9270 0.6237 
19 0.9278 0.6236 0.9270 0.6237 
22 0.8755 0.5638 0.8772 0.5658 
23 0.8659 0.5634 0.8645 0.5602 










To verify the accuracy and time efficiency of the proposed model, a number of 
simulations were performed on various ISCAS85 Benchmark circuits all with different 
number of gates, inputs and outputs. The simulations were performed in MATLAB using 
a computer with 2.90GHz processor and 12GB RAM. Throughout the thesis, the results 
obtained by using Monte-Carlo Simulations are assumed to be accurate. 
 
Table 4 shows the result of ISCAS85 Benchmark circuits to verify the accuracy of 
the proposed model in comparison with the ER (Equivalent Reliability) model. All primary 
inputs were assumed to be error-free and have a probability value of 0.5 with the reliability 
of all the gates set at 0.95. 
 
Table 4 All signal output reliability comparison between ER, Improved ER and proposed Model on ISCAS85 circuits 
with 𝑟𝑔=0.95 
Circuit # Gates # Input # Output Average 
Signal 














C17 6 5 2 0.05 0.22 0.10 
C432 160 36 7 1.36 1.63 1.05 
C499 202 41 32 0.16 0.24 1.36 
C880 383 60 26 1.80 2.75 1.54 
C1355 546 41 32 5.14 8.83 4.11 
C1908 880 33 25 3.08 5.30 4.15 
C2670 1193 233 140 1.29 4.57 1.97 
C3540 1669 50 22 2.05 5.46 2.29 
C5315 2370 178 123 0.58 4.92 2.50 
Average    1.67% 3.77% 2.12% 
 
 
It can be observed from the comparison Table 4 above that the average error for the 




which means the proposed model produces a more accurate estimate of the output 
reliability. Analyzing the table further we can see that for every individual circuit, the 
proposed model produces better results and for larger circuits such as C1355, C2670 and 
C5315, the proposed model produces a far superior output compared to the ER model. 
However, even though the average error for the proposed model and the Improved ER is 
very close (1.67% for the proposed model and 2.12% for the Improved ER), individually 
the proposed model produces far more accurate results for some of the circuits. For 
example, for C499 and C5315 the proposed model was more accurate than the Improved 
ER model. 
 
In Table 5 below ISCAS85 Benchmark circuits to verify the accuracy of the 
proposed model in comparison with the Three-Point Method, modified Three-Point 
Method and PGM. All primary inputs were assumed to be error-free and have a probability 
value of 0.5 with the reliability of all the gates set at 0.9. 
 
 
Table 5 All primary output signal reliability comparison between Three-Point Method, modified Three-Point Method, 
PGM and proposed Model on ISCAS85 circuits with 𝑟𝑔=0.9 
Circuit # Gates # Input # Output Average 
Signal 























C17 6 5 2 0.11 2.08 2.08 33.15 
C432 160 36 7 1.56 2.88 4.04 4.37 
C499 202 41 32 0.24 0.62 0.67 34.21 
C880 383 60 26 2.41 1.83 4.86 8.63 
C1355 546 41 32 0.24 0.65 0.65 21.53 
C1908 880 33 25 2.02 4.56 4.56 17.31 
C2670 1193 233 140 1.26 2.83 3.28 17.80 
C3540 1669 50 22 1.87 2.74 3.77 19.57 
C5315 2370 178 123 1.53 4.81 5.15 7.94 





From the results in Table 5 it can be observed that the proposed method has an 
average error of 1.25% when compared with Monte-Carlo Simulation. This result is better 
than all three of the methods it was compared with having the best results in comparison 
to PGM method. We do see that in C880 the proposed method generated higher error as 
compared to the Three-point method but otherwise the error percentage is less for all  the 
other circuits.  
 
The two simulation results prove that the proposed model produces results that are 
more accurate than the other methods it was compared with proving the validity of the 
model. 
 
The estimated reliability value calculated using the proposed model will be more 
accurate as the reliability of the gate increases. Realistically the gates are assumed to have 
high reliability values usually in the range of 0.98-0.9999. Therefore, the following tables, 
Table 6 shows how the accuracy of the proposed model changes as we change the reliability 
of the gate from 0.9 to 0.99 for C432 and C499 benchmark circuits. 
 
Table 6 All gate signal error % trend for different 𝑟𝑔  using proposed model 
Reliability of the gate, 𝒓𝒈 % error for all signals in 
C432 
% error for all signals in 
C499 
0.90 1.56 0.24 
0.91 1.58 0.21 
0.92 1.59 0.18 
0.93 1.57 0.16 
0.94 1.44 0.15 
0.95 1.36 0.16 
0.96 1.23 0.13 
0.97 1.03 0.11 
0.98 0.85 0.08 

















In the previous section, it has been confirmed via simulation that the proposed 
method gives a better result over some of the existing methods such as ER model, Three-
Point Method and PGM in terms of accuracy. The results from the simulation showed that 
the proposed model on average had an error percentage of 1.67% while the average error 
percentage for ER model was 3.77% when compared under the same circuit conditions. 
The simulations also showed that the proposed model on average had an error percentage 
of 1.25% whereas the Three-Point Method had an average error percentage of 2.56% while 
the PGM method had an average error percentage of 18.28% under the same circuit 
conditions. All these data suggests that the proposed model is a more accurate analytical 
method for calculating the reliability of an integrated circuit.  
However, due to the scope of the research it was assumed that the probability of an 
error-free circuit was already made available. Unfortunately, that is not always the case 
and the probability of an error-free circuit can be calculated using a fast Monte-Carlo 
Simulation. 
 
5.2 Future Works 
 
The proposed model is developed using the combinational circuits and so it will 
work perfectly for any combinational circuit. Sequential circuits, on the other hand, have a 
different operating principle and so as a result the model will not work on sequential 
circuits. Since sequential circuits require multiple cycles before producing the result, the 





The model also assumes that the probability of an error-free circuit is already made 
available. In order to make the entire reliability analysis be linear in terms of computational 
time, the probability of the error-free circuit also needs to be calculated using equations 
with the signal probability correlation coefficient calculated using a model. This 
probability correlation coefficient model can be made using the concept of the proposed 
model with new assumptions and modifications. Future works can be done in order to 
develop this new model and calculate the probability correlation coefficient using local 
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x = size(Gate); 
checker = 0; 
% p = zeros(10^5,1); 
% r = zeros(10^5,3); 
t = zeros(1,1000); 
tm = zeros(1,1000); 
for i = 1:length(Input) 
    p(Input(i),1) = 0.5; 
end 
  
for i = 1:length(Input) 
    r(Input(i),1) = 1;                           % Reliability of the 
Signal 
    r(Input(i),2) = 1;                           % R0 




[c_t,sxx,xx] = Fd_pg(Gate,Input); 
C = zeros(10^3,4); 
% pxi = [0.75 0.75 0.4375]; 
for i = 1:x(1) 
   C(i,:) = [1 1 1 1];  
end 
for i = 1:x(1) 
    checker = checker+1; 
    tf =  tic; 
  if c_t(i,4)==0  
    C(i,:) = [1 1 1 1]; 
  else 
      m = c_t(i,4); 
      t_model = tic; 
      [rst_g,m1] = R_state_pg_v4(Gate,Input,r,p,i,C,xx,c_t); 
      if m1~= 0 
          try 





          catch 
              C(i,:) = [1 1 1 1]; 




      else 
          C(i,:) = [1 1 1 1]; 
      end 
       tm(i,1) = toc(t_model);  
%       clear rst_g 
  end 
    if Gate(i,3) == 0 
        [r(Gate(i,1),1),p(Gate(i,1)),r(Gate(i,1),3),r(Gate(i,1),2)] = 
Gate_to_do_matrix_norb(Gate(i,5),pi(Gate(i,1)),Gate(i,4),r(Gate(i,2),2)
,r(Gate(i,2),3)); 
         
    else 




    end 
   t(i) = toc(tf); 
end 
  
t = nonzeros(t)'; 




Reliability Correlation Coefficient using Proposed Model 







x10 = 1 - (ra_state(1)/rm_state); 
x11 = 1 - (ra0/rg); 
  
x1 = L1 * (x10/x11); 
  
if rm<=1 && rm> 0.8 
    alp = 1.226; 
elseif rm <= 0.8 && rm > 0.7 
    alp = (6.76*rm) - 4.182; 
elseif rm <= 0.7 
    alp = 0.55; 
end 
     
x20 = 1 - (rb_state(1)/rm_state); 
x21 = 1 - (rb0/rg); 
x2 = L2 * (x20/x21); 
if L1 == 0 
  






elseif L2 ==0 
  








        s1 = abs(s); 
        C(1) = 1 + (((1/rm)-1)*exp(-s1)); 
     
catch  
    C(1) = 1; 
end 
%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
x10 = 1 - (ra_state(1)/rm_state); 
x11 = 1 - (ra0/rg); 
x1 = L1 * (x10/x11); 
  
x20 = 1 - (rb_state(2)/rm_state); 
x21 = 1 - (rb1/rg); 
x2 = L2 * (x20/x21); 
  
if L1 == 0 
  
        s = alp*(1-rm)*(x2); 
  
  
elseif L2 ==0 
  









        s1 = abs(s); 
        C(2) = 1 + (((1/rm)-1)*exp(-s1)); 
     
catch  




x10 = 1 - (ra_state(2)/rm_state); 
x11 = 1 - (ra1/rg); 





x20 = 1 - (rb_state(1)/rm_state); 
x21 = 1 - (rb0/rg); 
x2 = L2 * (x20/x21); 
  
if L1 == 0 
  
        s = alp*(1-rm)*(x2); 
  
  
elseif L2 ==0 
  









        s1 = abs(s); 
        C(3) = 1 + (((1/rm)-1)*exp(-s1)); 
    
catch  




x10 = 1 - (ra_state(2)/rm_state); 
x11 = 1 - (ra1/rg); 
x1 = L1 * (x10/x11); 
  
x20 = 1 - (rb_state(2)/rm_state); 
x21 = 1 - (rb1/rg); 
x2 = L2 * (x20/x21); 
  
if L1 == 0 
  
        s = alp*(1-rm)*(x2); 
  
  
elseif L2 ==0 
  













        s1 = abs(s); 
        C(4) = 1 + (((1/rm)-1)*exp(-s1)); 
    
catch 








Obtaining level and fan-out information  topologically for all gate signals 
function [c_t,sxx,xx,t] = Fd_pg(Gate,Input) 
%UNTITLED Summary of this function goes here 
%   Detailed explanation goes here 
sxx = zeros(1,10); 
tic 
for c = 1:length(Gate(:,1)) 
  
%     c = 6 
    g=c; 
    % i1 = i; 
    % i2 = i; 
    L1 = 0; 
    L2 = 0; 
    x1(1) = Gate(g,1); 
    x=0; 
    % j=0; 
  
    % x1(2) = Gate(j,2); 
    % x1(3) = Gate(j,3); 
  
%     x1 
    i = 1; 
    s = 1; 
    j = 1; 
  
    while x == 0 
      try 
        if ~any(x1(j)==Input) 
             
                try 
                    x1(i+1) = Gate(find(Gate(:,1)==x1(j)),2); 
                catch ME 
                end 
         
                try 
                    x1(i+2) = Gate(find(Gate(:,1)==x1(j)),3); 
                catch ME 




             
        else 
            x1(i+1) = 0; 
            x1(i+2) = 0; 
        end 
      catch ME 
      end 
         
    %     if ~any(x1(3)==Input) 
    %         x1(6) = Gate(find(Gate(:,1)==x1(3)),2); 
    %         x1(7) = Gate(find(Gate(:,1)==x1(3)),3); 
    %     end 
        x1 = nonzeros(x1)';     
        m_sor = nonzeros(unique(x1))'; 
         
            if ~isempty(m_sor(find(hist(x1,unique(x1))>1))) 
                m = m_sor(find(hist(x1,unique(x1))>1)); 
                x = 1; 
            else 
                m = 0; 
                x = 0; 
            end 
%             if x1(i+1)==x1(i+2) 
%                 x = 1; 
%             end 
%            if length(x1)<5  
%             if any(x1(end-1)==Input) && any(x1(end)==Input) 
%                 x = 1; 
%             end 
%            end 
            if (Gate(c,5) == 5)|| (Gate(c,5) == 6) 
                m = 0; 
            end 
         s = s+1; 
         if s==15 
            x = 1; 
         end 
          sxx(c,1:length(m)) = m; 
         if length(m)>1 
              
             
             m = m(1); 
         end 
          
          i = i+2; 
          j = j+1; 
 
if  m~=0 
  
    x2 = m; 
%      
%     L1s = Gate(find(Gate(:,2)==x2),1) 
%      
%     L2s = Gate(find(Gate(:,3)==x2),1) 




%     LL2 = size(L2s); 
  
    L1as = Gate(find(Gate(:,2)==x2),1); 
     
    L2as = Gate(find(Gate(:,3)==x2),1); 
     
    L1s = nonzeros(any(x1 == L1as).*x1); 
    L2s = nonzeros(any(x1 == L1as).*x2); 
     
    LL1 = size(L1s); 
    LL2 = size(L2s); 
%      
  
%      
%     if LL1(1) > 1 
%         L1s = L1s(1,:); 
%     end 
%     if LL2(1) > 1 
%         L2s = L2s(1,:); 
%     end 
% %     L1s 
%     L2s 
     
    x = 0; 
    i = 1; 
    j = 1; 
    s = 0; 
    while x == 0 
%         clear [ns,nsx,ls,lsx] 
        try 
            ns = Gate(find(Gate(:,2)==L1s(i)),1); 
            nsx = Gate(find(Gate(:,3)==L1s(i)),1); 
        catch ME 
        end 
        try 
        if nonzeros(any(ns==x1)) 
            try 
                L1s(i+1) = ns; 
            catch ME 
            end 
        elseif nonzeros(any(nsx == x1)) 
            try 
                L1s(i+1) = nsx; 
            catch ME 
            end 
        end 
        catch ME 
        end 
       try 
            ls = Gate(find(Gate(:,2)==L2s(i)),1); 
            lsx = Gate(find(Gate(:,3)==L2s(i)),1); 
       catch ME 
       end 
        




        if nonzeros(any(ls==x1)) 
            try 
                L2s(i+1) = ls; 
            catch ME 
            end 
        elseif nonzeros(any(lsx == x1)) 
            try 
                L2s(i+1) = lsx; 
            catch ME 
            end 
        end 
       catch ME 
       end 
        if any(L1s == Gate(c,1)) && any(L2s == Gate(c,1)) 
            x= 1; 
        end 
        s = s + 1; 
        if s ==15 
            x = 1; 
        end 
        i = i+1; 
    end 
%     clear [x2,L1s,L2s] 
     
  
        if isempty(L1s) 
            L1 = 0; 
        else 
            L1 =  length(L1s); 
        end 
         
        if isempty(L2s) 
            L2 = 0; 
        else 
            L2 =  length(L2s) ; 
        end 
  
else 
    L1 = 0; 
    L2 = 0; 




           
 
%           run R_state_runing.mlx 
    end 
    xx(c,:) = zeros(1,50); 
    x1; 
    c_t(c,1) = Gate(c,1); 
    c_t(c,2) = L1; 
    c_t(c,3) = L2; 
    c_t(c,4) = m; 




        xx(c,1:length(x1)) = x1; 
     
       
    end 
     
%     r_s(c,:) = rst_out; 
     








Correlating signal paths 
function [rst_out,m,t] = R_state_pg_v4(Gate,Input,r,p,c,C,xx,c_t) 
%UNTITLED9 Summary of this function goes here 




% for c = 1:length(Gate(:,1)) 
% t2 = zeros(1000,1); 
%     c = 9 
    g=c; 
    % i1 = i; 
    % i2 = i; 
%     L1 = 0; 
%     L2 = 0; 
%     x1(1) = Gate(g,1); 
%     x=0; 
    % j=0; 
  
    % x1(2) = Gate(j,2); 
    % x1(3) = Gate(j,3); 
  
%     x1 
%     i = 1; 
%     s = 1; 
%     j = 1; 
  
%     while x == 0 
%       try 
%         if ~any(x1(j)==Input) 
%              
%                 try 
%                     x1(i+1) = Gate(find(Gate(:,1)==x1(j)),2); 
%                 catch ME 
%                 end 
%          
%                 try 




%                 catch ME 
%                 end 
%              
%         else 
%             x1(i+1) = 0; 
%             x1(i+2) = 0; 
%         end 
%       catch ME 
%       end 
%          
%     %     if ~any(x1(3)==Input) 
%     %         x1(6) = Gate(find(Gate(:,1)==x1(3)),2); 
%     %         x1(7) = Gate(find(Gate(:,1)==x1(3)),3); 
%     %     end 
%         x1 = nonzeros(x1)';     
%         m_sor = nonzeros(unique(x1))'; 
%          
%             if ~isempty(m_sor(find(hist(x1,unique(x1))>1))) 
%                 m = m_sor(find(hist(x1,unique(x1))>1)); 
%                 x = 1; 
%             else 
%                 m = 0; 
%                 x = 0; 
%             end 
% %             if x1(i+1)==x1(i+2) 
% %                 x = 1; 
% %             end 
% %            if length(x1)<5  
% %             if any(x1(end-1)==Input) && any(x1(end)==Input) 
% %                 x = 1; 
% %             end 
% %            end 
%             if (Gate(c,5) == 5)|| (Gate(c,5) == 6) 
%                 m = 0; 
%             end 
%          s = s+1; 
%          if s==25 
%             x = 1; 
%          end 
%           
%          if length(m)>1 
%              m = m(1); 
%          end 
%           
%           i = i+2; 
%           j = j+1; 
%            
% %           run R_state_runing.mlx 
%     end 
    xx(c,:); 
    m = c_t(c,4); 
%     x1; 
     
if  m~=0 
    x2 = m; 
    m = x2; 




    L2s = zeros(1,100); 
    L1as = Gate(Gate(:,2)==x2,1); 
     
    L2as = Gate(Gate(:,3)==x2,1); 
    
    x1 = nonzeros(xx(c,:))'; 
    LL1 = size(L1as); 
    LL2 = size(L2as); 
    if ~isempty(L1as) 
        if LL1(1) == 1 
            if ~isempty(nonzeros(any(x1 == L1as).*x1))   
                L1s(1) = L1as; 
            else 
                L1s(1) = 0; 
            end 
        elseif LL1(1) > 1 
             if  nonzeros(any(x1 == L1as).*x1) > 1 
                 L1sof = nonzeros(any(x1 == L1as).*x1); 
                 L1s(1) = L1sof(1); 
             else 
                 L1s(1) = 0; 
             end 
        end 
    else 
        L1s = L1as; 
    end 
     
    if ~isempty(L2as) 
        if LL2(1) == 1 
            if  ~isempty(nonzeros(any(x1 == L2as).*x1))   
                L2s(1) = L2as; 
            else 
                L2s(1) = 0; 
            end 
        elseif LL2(1) > 1 
             if  nonzeros(any(x1 == L2as).*x1) > 1 
                 L2sof = nonzeros(any(x1 == L2as).*x1); 
                 L2s(1) = L2sof(1); 
             else 
                 L2s(1) = 0; 
             end 
        end 
    else 
        L2s = L2as; 
    end 
     
%      
%     if LL1(1) > 1 
%         L1s = L1s(1,:); 
%     end 
%     if LL2(1) > 1 
%         L2s = L2s(1,:); 
%     end 
% %     L1s 
%     L2s 




    x = 0; 
    i = 1; 
    j = 1; 
    s = 0; 
    while x == 0 
        try 
            ns = Gate(Gate(:,2)==L1s(i),1); 
        catch  
        end 
        try 
            nsx = Gate(Gate(:,3)==L1s(i),1); 
        catch  
        end 
        try 
        if nonzeros(any(ns==x1)) 
            try 
                g2es = nonzeros(any(x1==ns).*x1); 
                if length(g2es) > 1 
                    L1s(i+1) = x1(x1==ns); 
                else 
                    L1s(i+1) = g2es;  
                end 
             
            catch  
            end 
        elseif nonzeros(any(nsx == x1)) 
            try 
                tles = nonzeros(any(x1==nsx).*x1); 
                if length(tles) >1  
                    L1s(i+1) = x1(x1==nsx); 
                else 
                    L1s(i+1) = tles; 
                end 
            catch  
            end 
        end 
        catch  
        end 
       try 
            ls = Gate(Gate(:,2)==L2s(i),1); 
       catch  
       end 
       try 
            lsx = Gate(Gate(:,3)==L2s(i),1); 
       catch  
       end 
        
       try 
        if nonzeros(any(ls==x1)) 
            try 
                sunes = nonzeros(any(x1==ls).*x1); 
                if length(sunes) > 1 
                    L2s(i+1) = x1(x1==ls); 
                else 
                    L2s(i+1) = sunes; 




            catch  
            end 
        elseif nonzeros(any(lsx == x1)) 
            try 
                mcxes = nonzeros(any(x1==lsx).*x1); 
                if length(mcxes) > 1 
                    L2s(i+1) = x1(x1==lsx); 
                else 
                    L2s(i+1) = mcxes; 
                end 
            catch  
            end 
        end 
       catch  
       end 
        if any(L1s == Gate(c,1)) && any(L2s == Gate(c,1)) 
            x= 1; 
        end 
        s = s + 1; 
        if s ==15 
            x = 1; 
        end 
        i = i+1; 
    end 
%     clear [x2,L1s,L2s] 
     
        if isempty(L1s) 
            L1 = 0; 
        else 
            L1 =  length(L1s); 
        end 
         
        if isempty(L2s) 
            L2 = 0; 
        else 
            L2 =  length(L2s) ; 
        end 
        L1s = nonzeros(L1s)'; 
        L2s = nonzeros(L2s)'; 
        try 
            if L1s(1) == 0 
                 
            end 
        catch 
                L1 = 0; 
                L2 = 0; 
                m = 0; 
                L1s = 0; 
                L2s = 0; 
             
        end 
         
        try 
            if L2s(1) == 0 
                




        catch 
                L1 = 0; 
                L2 = 0; 
                m = 0; 
                L1s = 0; 
                L2s = 0; 
             
        end 
         
else 
    L1 = 0; 
    L2 = 0; 




%     c_t(c,1) = Gate(c,1); 
%     c_t(c,2) = L1; 
%     c_t(c,3) = L2; 
%     c_t(c,4) = m; 
%     r_s(c,:) = rst_out; 
     
%     clear x1 
  
% end 
        lmfao = max(Gate(:,1)); 
%         lmfao = 507; 
        rst = zeros(lmfao,3); 
        t1 = toc; 
 if m~=0    
     
    LL1 = size(L1s); 
    LL2 = size(L2s); 
    if LL1(1) > 1 
        L1s = L1s'; 
    end 
    if LL2(1) > 1 
        L2s = L2s'; 
    end 
%     if LL1(1) == LL2(1) 
%         if ~isempty(L1s) && ~isempty(L2s) 
            rou = horzcat(L1s,L2s); 
%         elseif ~isempty(L1s) 
%             rou = L2s; 
%         elseif ~isempty(L2s) 
%             rou = L1s; 
%         end 
%     else 
%         if ~isempty(L1s) && ~isempty(L2s) 
%             rou = horzcat(L1s(1,:),L2s(1,:)); 
%         elseif ~isempty(L1s) 
%             rou = L2s; 
%         elseif ~isempty(L2s) 
%             rou = L1s; 




%     end 
    rou = nonzeros(rou)'; 
     
    for ilx = 1:length(rou) 
        tic 
         
        in1 = (Gate((Gate(:,1)==rou(ilx)),2)); 
        in2 = (Gate((Gate(:,1)==rou(ilx)),3)); 
         
         
%         C = [1 1 1 1]; 
       if in1~=0 
            if rst(in1,2) == 0 
                 
                    rst(in1,2) = r(in1,2); 
                 
            else 
                 
                rst(in1,2) = rst(in1,2); 
                 
            end 
             
            if rst(in1,3) == 0 
                 
                    rst(in1,3) = r(in1,3); 
                 
            else 
                 
                rst(in1,3) = rst(in1,3); 
                
            end 
       end 
        
       if in2~=0 
           
            if rst(in2,2) == 0 
                try 
                    rst(in2,2) = r(in2,2); 
                catch rst(in2,2) = 0; 
                end 
                 
            else 
                try 
                    rst(in2,2) = rst(in2,2); 
                catch rst(in2,2) = 0; 
                end 
            end 
             
            if rst(in2,3) == 0 
                try 
                    rst(in2,3) = r(in2,3); 
                catch rst(in2,3) = 0; 




            else 
                try 
                    rst(in2,3) = rst(in2,3); 
                catch rst(in2,3) = 0; 
                end 
            end 
       end 
        
       gta = Gate(Gate(:,1)==rou(ilx),5); 
        gtr = Gate(Gate(:,1)==rou(ilx),4); 
         
         
        t3s(ilx) = toc; 
        if (in2~=0) && (in1~=0) 
            if in1 == m 
                [rst(rou(ilx),2),rst(rou(ilx),3),t2x(ilx)] = 
r_state_find(gta,p(in2),p(in1),gtr,rst(in2,2),rst(in2,3),rst(in1,2),rst
(in1,3),C(ilx,:)); 
            elseif in2 == m 
                 
                    [rst(rou(ilx),2),rst(rou(ilx),3),t2x(ilx)] = 
r_state_find(gta,p(in1),p(in2),gtr,rst(in1,2),rst(in1,3),rst(in2,2),rst
(in2,3),C(ilx,:)); 
                 
            elseif in1~=m && in2~=m 
                if any(in1==rou) 
                    [rst(rou(ilx),2),rst(rou(ilx),3),t2x(ilx)] = 
r_state_find(gta,p(in2),p(in1),gtr,rst(in2,2),rst(in2,3),rst(in1,2),rst
(in1,3),C(ilx,:)); 
                elseif any(in2==rou) 
                    [rst(rou(ilx),2),rst(rou(ilx),3),t2x(ilx)] = 
r_state_find(gta,p(in1),p(in2),gtr,rst(in1,2),rst(in1,3),rst(in2,2),rst
(in2,3),C(ilx,:)); 
                end 
             
            end 
        else 
            if in1~=0 
                if gta == 6 
                    [rst(rou(ilx),2),rst(rou(ilx),3),t2x(ilx)] = 
Buffer_gate_Matrix(p(in1),gtr,rst(in1,2),rst(in1,3)); 
                elseif gta == 5 
                    [rst(rou(ilx),2),rst(rou(ilx),3),t2x(ilx)] = 
Buffer_gate_Matrix(p(in1),gtr,rst(in1,2),rst(in1,3));       %% 
                end 
            elseif in2~=0 
                 if gta == 6 
                    [rst(rou(ilx),2),rst(rou(ilx),3),t2x(ilx)] = 
Buffer_gate_Matrix(p(in2),gtr,rst(in2,2),rst(in2,3)); 
                elseif gta == 5 
                    [rst(rou(ilx),2),rst(rou(ilx),3),t2x(ilx)] = 
Buffer_gate_Matrix(p(in2),gtr,rst(in2,2),rst(in2,3));       %% 
                end 
            end 




        end 
    end 
%         rst; 
  
         
        rst_out = rst; 
         
 else 
     




 t2 = sum(t2x); 
        t3 = sum(t3s); 
        t = t1+t2+t3; 
 catch 
     t2 = 0; 
     t3 = 0; 
     t = t1+t2+t3; 
 end 
         
        clear x1 
% end 
        clear rou 
        clear L1s 
        clear L2s 
        clear rst 
        clear L1as 
        clear L2as 
%         clear m 
        clear L1 
        clear L2 




Calculating the effective reliability pair 
function [r0_y2,r1_y2,t] = 
r_state_find(Gate_type,p_a,p_b,R_g,ra0,ra1,rb0,rb1,C) 
%UNTITLED3 Summary of this function goes here 
%   Detailed explanation goes here 
switch(Gate_type) 
    case{1} 
        [r0_y2,r1_y2,t] = r_state_NAND(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C); 
    case{2} 
        [r0_y2,r1_y2,t] = r_state_AND(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C); 
    case{3} 
        [r0_y2,r1_y2,t] = r_state_NOR(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C); 
    case{4} 
        [r0_y2,r1_y2,t] = r_state_OR(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C); 
    case{5} 
        [x,y,r0_y2,r1_y2,t] = Buffer_gate_Matrix(p_a,R_g,ra0,ra1); 




        [x,y,r0_y2,r1_y2,t] = NOT_gate_Matrix(p_a,R_g,ra0,ra1); 
    case{7} 
        [r0_y2,r1_y2,t] = r_state_XOR(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C); 
    case{8} 





function [r0_y2,r1_y2,t] = r_state_NAND(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C) 
%R_state The output gives the e 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [R_g R_g R_g 1-R_g]'; 
  
  
Ps_ab = P_star(a,b); 
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M1_y2 = M(1:3,:); 
M0_y2 = M(4,:); 
  
P1_y2 = [Ps_ab(1) 0 Ps_ab(3)]; 
  
r1_y2 = ((P1_y2*M1_y2)*R_2)/(sum(Ps_ab(1:3))); 
r0_y2 = M0_y2*(1-R_2); 
  






function [r0_y2,r1_y2,t] = r_state_AND(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C) 
%R_state The output gives the e 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [R_g R_g R_g 1-R_g]'; 
  
  
Ps_ab = P_star(a,b); 
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M1_y2 = M(4,:); 
M0_y2 = M(1:3,:); 
  
P1_y2 = [Ps_ab(1) 0 Ps_ab(3)]; 
  




r1_y2 = M1_y2*(1-R_2); 
  






function [r0_y2,r1_y2,t] = r_state_NOR(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C) 
%UNTITLED17 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [1-R_g R_g R_g R_g]'; 
  
  
Ps_ab = P_star(a,b); 
  
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M0_y2 = M(2:4,:); 
M1_y2 = M(1,:); 
  
P0_y2 = [Ps_ab(2) 0 Ps_ab(4)]; 
P1_y2= Ps_ab(1); 
  
r0_y2 = ((P0_y2*M0_y2)*R_2)/(1 - sum(Ps_ab(1))); 
r1_y2 = M1_y2*(1-R_2); 
t = toc; 
% r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 





function [r0_y2,r1_y2,t] = r_state_OR(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C) 
%UNTITLED19 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [1-R_g R_g R_g R_g]'; 
  
  
Ps_ab = P_star(a,b); 
  
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M0_y2 = M(1,:); 





P0_y2 = Ps_ab(1); 
P1_y2= [Ps_ab(2) 0 Ps_ab(4)]; 
  
r0_y2 = M0_y2*(1-R_2); 
r1_y2 = ((P1_y2*M1_y2)*R_2)/(sum(Ps_ab(2:4))); 
  
  
t = toc; 
% r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 





function [r0_y2,r1_y2,t] = r_state_XOR(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C) 
%UNTITLED2 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [1-R_g R_g R_g 1-R_g]'; 
  
  
Ps_ab = P_star(a,b); 
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M0_y2 = [M(1,:);M(4,:)]; 
M1_y2 = [M(2,:);M(3,:)]; 
  
P0_y2 = [Ps_ab(1),Ps_ab(4)]; 
P1_y2= Ps_ab(2:3); 
  
r0_y2 = ((P0_y2*M0_y2)*(1-R_2))/(1 - sum([Ps_ab(1),Ps_ab(4)])); 
r1_y2 = ((P1_y2*M1_y2)*(R_2))/(sum([Ps_ab(1),Ps_ab(4)])); 
  
  
t = toc; 
% r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 





function [r0_y2,r1_y2,t] = r_state_XNOR(p_a,p_b,R_g,ra0,ra1,rb0,rb1,C) 
%UNTITLED2 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [1-R_g R_g R_g 1-R_g]'; 
  
  






M = M_out(ra0,ra1,rb0,rb1,C); 
  
M0_y2 = [M(2,:);M(3,:)]; 
M1_y2 = [M(1,:);M(4,:)]; 
  
P0_y2 = [Ps_ab(2),Ps_ab(3)]; 
P1_y2 = [Ps_ab(1),Ps_ab(4)]; 
  
r0_y2 = ((P0_y2*M0_y2)*(R_2))/(1 - sum([Ps_ab(1),Ps_ab(4)])); 
r1_y2 = ((P1_y2*M1_y2)*(1-R_2))/(sum([Ps_ab(1),Ps_ab(4)])); 
  
  
t = toc; 
% r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 




Reliability pair, Probability and Overall Reliability Calculation 
 
function [r_y,p_y2,r1_y2,r0_y2,t] = 
Gate_to_do_matrix(Gate_type,p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1) 
%UNTITLED5 Summary of this function goes here 
%   Detailed explanation goes here 
switch(Gate_type) 
    case{1} 
        [r_y,p_y2,r1_y2,r0_y2,t] = 
NAND_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1); 
    case{2} 
        [r_y,p_y2,r1_y2,r0_y2,t] = 
AND_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1); 
    case{3} 
        [r_y,p_y2,r1_y2,r0_y2,t] = 
NOR_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1); 
    case{4} 
        [r_y,p_y2,r1_y2,r0_y2,t] = 
OR_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1); 
    case{5} 
        [r_y,p_y2,r1_y2,r0_y2,t] = NOT_gate_Matrix(p_a,ra0,ra1); 
    case{6} 
        [r_y,p_y2,r1_y2,r0_y2,t] = Buffer_gate_Matrix(p_a,ra0,ra1); 
    case{7} 
        [r_y,p_y2,r1_y2,r0_y2,t] = 
XOR_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1); 
    case{8} 
        [r_y,p_y2,r1_y2,r0_y2,t] = 
XNOR_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1); 
end 










function [r_y2,p_y2,r1_y2,r0_y2,t] = 
NAND_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1) 
%UNTITLED2 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [R_g R_g R_g 1-R_g]'; 
  
  
Ps_ab = P_star(a,b); 
  
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M1_y2 = M(1:3,:); 
M0_y2 = M(4,:); 
  
  
    P1_y2 = Ps_ab(1:3); 
  
try 
    P0_y2= Ps_ab(4); 
catch ME 
end 
    r1_y2 = ((P1_y2*M1_y2)*R_2)/(sum(Ps_ab(1:3))); 
    r0_y2 = M0_y2*(1-R_2); 
  
r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 
p_y2 = (r1_y2*pc)+((1-pc)*(1-r0_y2)); 





function [r_y2,p_y2,r1_y2,r0_y2,t] = 
AND_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1) 
%UNTITLED2 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [R_g R_g R_g 1-R_g]'; 
  
  
Ps_ab = P_star(a,b); 
  
tic 





M1_y2 = M(4,:); 
M0_y2 = M(1:3,:); 
  
try 








    r0_y2 = ((P0_y2*M0_y2)*R_2)/(1 - sum(Ps_ab(4))); 
    r1_y2 = M1_y2*(1-R_2); 
  
  
    r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 
    p_y2 = (r1_y2*pc)+((1-pc)*(1-r0_y2)); 






function [r_y2,p_y2,r1_y2,r0_y2,t] = 
NOR_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1) 
%UNTITLED2 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [1-R_g R_g R_g R_g]'; 
  
  
Ps_ab = P_star(a,b); 
  
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M0_y2 = M(2:4,:); 
M1_y2 = M(1,:); 
  
P0_y2 = Ps_ab(2:4); 
P1_y2= Ps_ab(1); 
  
r0_y2 = ((P0_y2*M0_y2)*R_2)/(1 - sum(Ps_ab(1))); 
r1_y2 = M1_y2*(1-R_2); 
  
r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 
p_y2 = (r1_y2*pc)+((1-pc)*(1-r0_y2)); 









function [r_y2,p_y2,r1_y2,r0_y2,t] = 
OR_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1) 
%UNTITLED2 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [1-R_g R_g R_g R_g]'; 
  
  
Ps_ab = P_star(a,b); 
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M0_y2 = M(1,:); 
M1_y2 = M(2:4,:); 
  
P0_y2 = Ps_ab(1); 
P1_y2= Ps_ab(2:4); 
  
r0_y2 = M0_y2*(1-R_2); 
r1_y2 = ((P1_y2*M1_y2)*R_2)/(sum(Ps_ab(2:4))); 
  
r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 
p_y2 = (r1_y2*pc)+((1-pc)*(1-r0_y2)); 
  






function [r_x1,p_x1,r1_x1,r0_x1,t] = 
NOT_gate_Matrix(p_in1,rg,r_m0,r_m1) 
%UNTITLED4 Summary of this function goes here 
%   Detailed explanation goes here 
tic 
r0_x1 = (rg*r_m1) + ((1-r_m1)*(1-rg)); 
r1_x1 = (rg*r_m0) + ((1-r_m0)*(1-rg)); 
  
r_x1 = (r1_x1*p_in1) + ((1-p_in1)*r0_x1); 
p_x1 = (r1_x1*p_in1) + ((1-p_in1)*(1-r0_x1)); 
t = toc; 
  
% r1_x1 = (rg*r_m1) + ((1-r_m1)*(1-rg)); 
% r0_x1 = (rg*r_m0) + ((1-r_m0)*(1-rg)); 
%  
% r_x1 = (r1_x1*p_in1) + ((1-p_in1)*r0_x1); 
% p_1 = (r1_x1*p_in1) + ((1-p_in1)*(1-r0_x1)); 









function [r_x1,p_x1,r1_x1,r0_x1,t] = 
Buffer_gate_Matrix(p_in1,rg,r_m0,r_m1) 
%UNTITLED4 Summary of this function goes here 
%   Detailed explanation goes here 
tic 
r0_x1 = (r_m0*rg) + ((1-rg)*(1-r_m0)); 
r1_x1 = ((1-r_m1)*(1-rg)) + (r_m1*rg); 
  
r_x1 = (r1_x1*p_in1) + ((1-p_in1)*r0_x1); 
p_x1 = (r1_x1*p_in1) + ((1-p_in1)*(1-r0_x1)); 
  







function [r_y2,p_y2,r1_y2,r0_y2,t] = 
XOR_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1) 
%UNTITLED2 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [1-R_g R_g R_g 1-R_g]'; 
  
  
Ps_ab = P_star(a,b); 
  
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M0_y2 = [M(1,:);M(4,:)]; 
M1_y2 = [M(2,:);M(3,:)]; 
  
P0_y2 = [Ps_ab(1),Ps_ab(4)]; 
P1_y2= Ps_ab(2:3); 
  
r0_y2 = ((P0_y2*M0_y2)*(1-R_2))/(1 - sum([Ps_ab(1),Ps_ab(4)])); 
r1_y2 = ((P1_y2*M1_y2)*(R_2))/(sum([Ps_ab(1),Ps_ab(4)])); 
  
r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 
p_y2 = (r1_y2*pc)+((1-pc)*(1-r0_y2)); 
  









function [r_y2,p_y2,r1_y2,r0_y2,t] = 
XNOR_gate_Matrix(p_a,p_b,pc,R_g,C,ra0,ra1,rb0,rb1) 
%UNTITLED2 Summary of this function goes here 
%   Detailed explanation goes here 
a = rand(1,10^6) < p_a; 
b = rand(1,10^6) < p_b; 
R_2 = [1-R_g R_g R_g 1-R_g]'; 
  
  
Ps_ab = P_star(a,b); 
tic 
M = M_out(ra0,ra1,rb0,rb1,C); 
  
M0_y2 = [M(2,:);M(3,:)]; 
M1_y2 = [M(1,:);M(4,:)]; 
  
P0_y2 = [Ps_ab(2),Ps_ab(3)]; 
P1_y2 = [Ps_ab(1),Ps_ab(4)]; 
  
r0_y2 = ((P0_y2*M0_y2)*(R_2))/(1 - sum([Ps_ab(1),Ps_ab(4)])); 
r1_y2 = ((P1_y2*M1_y2)*(1-R_2))/(sum([Ps_ab(1),Ps_ab(4)])); 
  
r_y2 = (r1_y2*pc)+((1-pc)*r0_y2); 
p_y2 = (r1_y2*pc)+((1-pc)*(1-r0_y2)); 
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